Микросхема SN74HC139D, ИД14

Характеристики

SN74HC139D, ИД14The SN74HC139D is a 2-to-4 dual Decoder/Demultiplexer designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay time of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible. The active-low enable (G) input can be used as a data line in demultiplexing applications. It features fully buffered inputs, each of which represents only one normalized load to its driving circuit.

• Targeted specifically for high-speed memory decoders and data-transmission systems
• Incorporate two enable inputs to simplify cascading and/or data reception
• Outputs can drive up to 10 LSTTL loads
• 10ns Typical tpd
• 80µA Maximum low power consumption
• ±4mA Output drive at 5V
• 1µA Maximum low input current
• Green product and no Sb/Br

Микросхемы / Логические микросхемы / Микросхемы ТТЛ (серия 74)
Корпус: 16-SOIC N, инфо: Дешифратор двоичный 2->4 х 2, примечание: ИД14